/> pic controller: RISC v/s CISC